

ZERO POWER MEMORY CELL WITH REDUCED THRESHOLD VOLTAGE**ABSTRACT**

5 A zero power memory cell includes first and second NMOS transistors
and a PMOS transistor, wherein the first NMOS transistor and first PMOS
transistor each include a three-implant channel region, and wherein the second
NMOS transistor further includes a two-implant channel region.